



# ロバストファブリックを用いたディペンダブルVLSIプラットフォーム

## 京都大学 小野寺秀俊


- 研究課題: 微細化に伴う物理的・自然現象的フォールトへの対応




製造性劣化



特性ばらつき



ソフトエラー



経年劣化


ITRS2009 Design  
Chapter

Table DESNI Overall Design Technology Challenges



Challenges $\geq 22nm$	Summary of Issues
Design productivity	System-level: high level of abstraction (HW/SW) functionality spec, platform based design, multi-processor programmability, system integration, AMS co-design and automation Verification: executable specification, ESL formal verification, intelligent test bench, coverage-based verification Logic/circuit/physical: analog circuit synthesis, multi-objective optimization Logic/circuit/physical: SiP and 3D (TSV-based) planning and implementation flows Heterogeneous component integration (optical, mechanical, chemical, bio, etc.)
Power consumption	Logic/circuit/physical: dynamic and static, system- and circuit-level power optimization
Manufacturability	Performance/power variability, device parameter variability, lithography limitations impact on design, mask cost, quality of (process) models ATE interface test (multi-Gb/s), mixed-signal test, delay BIST, test-volume-reducing DFT
Reliability	Logic/circuit/physical: MTTF-aware design, BISR, soft-error correction
Interference	Logic/circuit/physical: signal integrity analysis, EMI analysis, thermal analysis

# ロバストファブリックを用いたディペンダブルVLSIプラットフォーム: 研究成果と出口戦略

## レイアウト/回路/アーキテクチャ/設自動化技術の階層横断的取り組み




## 再構成可能アーキテクチャ(信頼性可変)




## ロバストファブリック: Si-verified IP. Available NOW

- 耐ばらつきFF
- 耐放射線FF



最大動作周波数[AU](40nm)



70万倍の放射線耐性(65nm)

## α線加速実験(65nmテストチップ)

## アプリケーション開発環境の提供(開発中)

